Optimization of Explicit Redundancy in Gate-Level Technology Mapping

• 门级工艺映射中显式冗余的优化