Research for the Effects of the Environmental and Electrostatic Factors on IC Packagings

• 环境与静电对集成电路封装过程的影响