The circuit can decrease the addressing time without the limitation of the number of subfield and can be implemented in FPGA with low conduct capacity to reduce cost.

• 该电路的另一个优点是可由较小容量的FPGA实现，从而达到降低电路成本的目的。