The common approach to implement DDC (Digital Down Conversion) on FPGA is based on a look-up table, which requires a huge volume of ROM to achieve high resolution.
英
美
- 摘要数字下变频的FPGA实现通常都是基于查表的方法,为了达到高精度要求,常常需要耗费大量的ROM资源去建立庞大的查找表。