您要查找的是不是:
- 异步FIFO的FPGA实现Asynchronous FIFO Implementation Using FPGA
- 基于FPGA异步FIFO的研究与实现Research and Implementation of Asynchronous FIFO Based on FPGA
- 一款低功耗异步FIFO的设计与实现Design and Realization of a Low Power Asynchronous FIFO
- LMS算法的FPGA实现是自适应天线阵用于实践的关键之一。FPGA-based implementation of LMS algorithm is one of the key techniques in the application of adaptive array antennas.
- 实现to achieve
- 异步FIFOasynchronous FIFO
- 基于金字塔结构编码的8点离散小波变换及其逆变换的FPGA实现研究FPGA Implementation Research on 8 Samples DWT and IDWT of Pyramidal Structural Data Coding
- 基于DSP和FIFO的多路高速数据采集系统在PFN中的应用The Application of a Multi-channel High Speed Data Acquisition System Based on DSP Plus FIFO in PFN
- 在而试过程中,经常被问及的问题之一就是如何计算一个FIFO的深度。One of the most common questions in interviews is how to calculate the depth of a FIFO.
- 基于FPGA的异步FIFO设计Asynchronous FIFO Design Based on FPGA
- 异步FIFO中存储单元的分析设计Analysis and Design of Memory Cell of Asynchronous FIFO
- 混沌跳频序列发生器的FPGA实现FPGA Realization of a Chaotic FH Sequence Generator
- 系统处理的是连续视频信号,数据量大,采样频率高,本文采用了一种利用FIFO的帧中斯管理方法来解决视频信号的采集问题。The sampling rate of continuous video data processed by the system is high ,so we use a method by the use of FIFO frame buffer to capture the video.
- 异步FIFO在实时图像匹配处理机中的应用Asynchronous FIFO and its application in real-time image matching system
- 根据该方案,使用FPGA实现了基于CORDIC算法的数字检波器。On the basis of this,we propose the design scheme of digital detector based on CORDIC algorithm.
- 读写数据宽度不同的异步FIFO设计Asynchronous FIFO Design with Different Data Width between Reading and Writing
- 语言进行描述。基于分布式算法的高阶FIR滤波器及其FPGA实现High Order FIR Filter Based on Distributed Arithmetic and Its FPGA
- 本文从实际应用出发,研究了椭圆曲线密码体制算法的FPGA的实现;In this paper, we study the implementation of the ECC algorithm by the FPGA from practical aspect.
- IS-95码分多址系统上行信道接收机捕获单元的设计及FPGA实现The Design and FPGA Realization of the Capture Unit in Uplink Channel Receiver of IS 95 CDMA Cellular System
- 传统的异步FIFO设计采用同步读写地址后比较产生空满标志的方法,面积大、工作频率低。Traditional FIFO design often synchronizes write/read address first,then compares them to generate empty/full signals.